This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | Last revisionBoth sides next revision | ||
firstexample:first_example_microzed_sysdev [2021/12/28 16:35] – [Step by Step Instructions] ursgraf | firstexample:first_example_microzed_sysdev [2022/02/16 15:57] – [System Developer] ursgraf | ||
---|---|---|---|
Line 3: | Line 3: | ||
This is the method to choose when working on new low-level drivers, kernel improvements or new FPGA configurations. | This is the method to choose when working on new low-level drivers, kernel improvements or new FPGA configurations. | ||
</ | </ | ||
- | In such cases you have to control the board in by your host development system right upon a POR (power-on reset). In this mode you have full control over every every part of the hardware. However, it will take time to set everything up after booting. Notably, the FPGA configuration has to loaded through JTAG each time you load a new program. \\ | + | In such cases you have to control the board in by your host development system right upon a POR (power-on reset). In this mode you have full control over every every part of the hardware. However, it will take time to set everything up after booting. Notably, the FPGA configuration has to loaded through JTAG each time you load a new program. Make sure to choose a file for the PL, see 2. below.\\ |
===== Step by Step Instructions ===== | ===== Step by Step Instructions ===== |