deep

a Cross Development Platform for Java

User Tools

Site Tools


runtime_library:drivers:start

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision
Previous revision
runtime_library:drivers:start [2020/12/10 19:33] – [Zynq7000] ursgrafruntime_library:drivers:start [2023/03/23 09:50] (current) – [Zynq7000] ursgraf
Line 3: Line 3:
  
 ===== Zynq7000 ===== ===== Zynq7000 =====
 +There are many device drivers for the internal hardware of the Zynq7000 processor and external hardware connected to it. When designing external electronics for the Zynq7000 processor and notably for the [[https://wiki.bu.ost.ch/infoportal/embedded_systems/zynq7000/microzed|Microzed]] board, please refer to [[https://wiki.bu.ost.ch/infoportal/embedded_systems/zynq7000/carrier|Carrier Card Design]] for help.
 +
 ==== flink Devices ==== ==== flink Devices ====
 The Zynq7000 incorporates a configurable programmable logic (PL) block, which is an FPGA. We support the configuration of the PL with [[https://flink-project.ch/]]. flink offers useful blocks for  The Zynq7000 incorporates a configurable programmable logic (PL) block, which is an FPGA. We support the configuration of the PL with [[https://flink-project.ch/]]. flink offers useful blocks for 
Line 11: Line 13:
   * DAC (digital to analog converter)   * DAC (digital to analog converter)
   * ADC (analog to digital converter)   * ADC (analog to digital converter)
 +  * UART
   * Watchdog     * Watchdog  
 See [[https://api.deepjava.org/runtime-library/org/deepjava/flink/subdevices/package-summary.html]] for further details of using these components. The FPGA itself is a // flink device// while the blocks within are denoted as //flink subdevices// See [[https://api.deepjava.org/runtime-library/org/deepjava/flink/subdevices/package-summary.html]] for further details of using these components. The FPGA itself is a // flink device// while the blocks within are denoted as //flink subdevices//
Line 16: Line 19:
 flink is very powerful in that a specific configuration can be prepared with a set of subdevices while each subdevice can have a configurable number of channels. These channels can be mapped on any of the available MIO-pins of the Zynq7000. This offers unique flexibility. flink is very powerful in that a specific configuration can be prepared with a set of subdevices while each subdevice can have a configurable number of channels. These channels can be mapped on any of the available MIO-pins of the Zynq7000. This offers unique flexibility.
  
 +==== Universal Asynchronous Receiver/Transmitter (UART, RS232) ====
 +The Zynq7000 offers two independent UART interfaces. The UART0 is available on MIO14 (RX) and MIO15 (TX) with TTL levels. UART1 is routed to an FTDI-Chip and available on the USB connector on J2. 
 +<code java>
 +  // 1) Initialize UART1 (115200 Baudrate, 8N1)
 +  UART uart = UART.getInstance(UART.pUART1);
 +  uart.start(115200, (short)0, (short)8);
 +  // 2) Use UART1 for stdout
 +  System.out = new PrintStream(uart.out);
 +  // 3) Redirect stderr to stdout (optional)
 +  System.err = System.out;
 +</code>
 +We offer a dedicated driver ''RN131'' for WLAN Roving RN-131C WiFly module which directly connects to one of the UART. \\
 +More UARTs are available as flink devices, see above.
 +
 +==== XADC ====
 +The Zynq7000 processor incorporates an ADC (XADC). When measuring unipolar analog input signals, the differential analog inputs (VP and VN) have an input range of 0V to 1.0V. The voltage on VP (measured with respect to VN) must always be positive. VN is typically connected to a local ground. Because the differential input range is from 0V to 1.0V (VP to VN), the maximum signal on VP is 1.0V. 
  
 +==== Support for In-House Hardware ====
 +Several dedicated drivers exist for in-house hardware like our control board (''RTBoard'').
 ===== mpc555 ===== ===== mpc555 =====
 ==== Digital I/O’s ==== ==== Digital I/O’s ====
runtime_library/drivers/start.1607625235.txt.gz · Last modified: 2020/12/10 19:33 by ursgraf