This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
runtime_library:drivers:start [2023/03/23 09:42] – [Zynq7000] ursgraf | runtime_library:drivers:start [2023/03/23 09:50] (current) – [Zynq7000] ursgraf | ||
---|---|---|---|
Line 3: | Line 3: | ||
===== Zynq7000 ===== | ===== Zynq7000 ===== | ||
- | When using | + | There are many device drivers for the internal hardware of the Zynq7000 processor and external hardware connected to it. When designing external electronics for the Zynq7000 processor and notably for the [[https:// |
==== flink Devices ==== | ==== flink Devices ==== | ||
The Zynq7000 incorporates a configurable programmable logic (PL) block, which is an FPGA. We support the configuration of the PL with [[https:// | The Zynq7000 incorporates a configurable programmable logic (PL) block, which is an FPGA. We support the configuration of the PL with [[https:// | ||
Line 33: | Line 34: | ||
==== XADC ==== | ==== XADC ==== | ||
+ | The Zynq7000 processor incorporates an ADC (XADC). When measuring unipolar analog input signals, the differential analog inputs (VP and VN) have an input range of 0V to 1.0V. The voltage on VP (measured with respect to VN) must always be positive. VN is typically connected to a local ground. Because the differential input range is from 0V to 1.0V (VP to VN), the maximum signal on VP is 1.0V. | ||
==== Support for In-House Hardware ==== | ==== Support for In-House Hardware ==== |