This shows you the differences between two versions of the page.
Next revision | Previous revisionLast revisionBoth sides next revision | ||
first_example_microzed_sysdev [2020/11/19 19:53] – created ursgraf | first_example_microzed_sysdev [2020/12/01 10:56] – [How does the System Boot?] ursgraf | ||
---|---|---|---|
Line 1: | Line 1: | ||
====== System Developer ====== | ====== System Developer ====== | ||
- | When working on new low-level drivers, kernel improvements or FPGA configurations you have to control the board upon a POR (power-on reset). | + | <box green 100%> |
+ | This is the method to choose when working on new low-level drivers, kernel improvements or new FPGA configurations. | ||
+ | </ | ||
+ | In such cases you have to control the board in by your host development system right upon a POR (power-on reset). | ||
+ | |||
+ | ===== Step by Step Instructions ===== | ||
+ | - Set the jumpers on your MicroZed board as follows \\ {{ : | ||
+ | - Cycle the power. The settings of the jumpers will be read only at power-on! Hence, make sure to cycle the supply power after changing the jumper settings. | ||
+ | - Create a deep project and setup the project configuration as given in [[first_example_microzed|Hello World on the Avnet MicroZed Board]]. | ||
+ | - If you need a valid configuration in your FPGA part (e.g. you are using flink devices), you must select a configuration file for the PL. \\ {{ :: | ||
+ | - When creating the run configuration, | ||
+ | |||
+ | ===== How Does the System Boot? ===== | ||
+ | - reset (by JTAG) | ||
+ | - configuration of PLL, clocks, DDR by host system | ||
+ | - download of bin-files to OCM and DDR | ||
+ | - download of bit-file (if specified) | ||
+ | - start at address 0x100 | ||