deep

a Cross Development Platform for Java

User Tools

Site Tools


first_example

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
first_example [2020/12/01 14:24] – [Running Demo Programs] ursgraffirst_example [Unknown date] (current) – removed - external edit (Unknown date) 127.0.0.1
Line 1: Line 1:
-====== First Example ====== 
-===== Hello World with System.out ===== 
-  * [[first_example_mpc555| Hello World on the NTB mpc555 Board]] 
-  * [[first_example_mpc5200| Hello World on the Phytec phyCore mpc5200 board]] 
-  * [[first_example_microzed| Hello World on the Avnet MicroZed board]]   
-  * [[first_example_zybo| Hello World on the Digilent Zybo board]] 
- 
-===== Developing on the Avnet MicroZed Board ===== 
-As this board contains a FPGA which must be loaded with a suitable configuration, you have to carefully select one of the following methods. 
-  * [[first_example_microzed_sysdev| System Developer]]  
-  * [[first_example_microzed_appdev| Application Developer]]  
-  * [[first_example_microzed_deploy| Deploying]]  
-===== Running Demo Programs ===== 
-The deep runtime library offers a couple of demo programs, e.g. using serial output or flashing a led. Create a new project as given above and open the //deep// project file. Navigate to //Referenced Libraries// entry in the //Package Explorer// and find a suitable demo program, e.g. ch.ntb.inf.runtime.zynq7000.microzed.demo.Blinker 
-{{:demoprograms.png?250|}} 
- 
-Edit the //rootclasses// entry in the //deep// project file as follows 
-<code> 
-# enter names of rootclasses, e.g. 
-# rootclasses = "test.MyFirstTestClass","other.MySecondTestClass"; 
- rootclasses = "org.deepjava.runtime.zynq7000.microzed.demo.Blinker"; 
-</code> 
- 
-Create a run configuration and run the program as given in [[first_example|Hello World with System.out]]. Be aware of the fact that all the examples using //flink// devices (which are implemented in the FPGA) need a suitable configuration loaded into the FPGA at startup.