Sidebar
dev:zynq7000pl
This is an old revision of the document!
PL Configuration on the Zynq7000
- Use Xilinx Vivado to create a new configuration for the programmable logic part of the Zynq7000 (PL) according to https://flink-project.ch/flink_vhdl#building. Result is a bit-file, e.g. flink2.bit.
- Using Vivado, create a new Zynq7000 project following the instructions in 01_mzpz_zynq_intro_2016_4_01.pdf. Export hardware platform to SDK. We use this project solely for that SDK.
dev/zynq7000pl.1640849447.txt.gz · Last modified: 2021/12/30 08:30 by ursgraf
Page Tools
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Share Alike 4.0 International
