deep

a Cross Development Platform for Java

User Tools

Site Tools


dev:crosscompiler:backend_arm:register_allocation

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Last revisionBoth sides next revision
dev:crosscompiler:backend_arm:register_allocation [2019/08/29 16:01] – [Parameter Passing] ursgrafdev:crosscompiler:backend_arm:register_allocation [2019/08/29 16:02] – [Parameter Passing] ursgraf
Line 32: Line 32:
  
 ===== Parameter Passing ===== ===== Parameter Passing =====
-Parameters are passed in R0..R5 and D1..D6.\\ +Parameters are passed in R0..R5 and D2..D6.\\ 
-In the interface //arm/Registers// you can find the definitions about which registers are used for volatiles and nonvolatiles and which are used for parameter passing. Important: the number of parameter registers must be smaller or equal than the number of volatiles. Due to the interleaving of D and S registers in the extension registers, parameters must be carefully copied into the parameter registers. D1 to D6 hold the parameters regardless of the parameter being of type single or double. To give an example. For method //m1(float a, double b, float c, double d)// the four parameters will be passed as follows:+In the interface //arm/Registers// you can find the definitions about which registers are used for volatiles and nonvolatiles and which are used for parameter passing. Important: the number of parameter registers must be smaller or equal than the number of volatiles. Due to the interleaving of D and S registers in the extension registers, parameters must be carefully copied into the parameter registers. D2 to D6 hold the parameters regardless of the parameter being of type single or double. To give an example. For method //m1(float a, double b, float c, double d)// the four parameters will be passed as follows:
 |S0|S1|S2|S3|S4|S5|S6|S7|S8|S9|S10|S11| |S0|S1|S2|S3|S4|S5|S6|S7|S8|S9|S10|S11|
 |  D0  ||  D1  ||  D2  ||  D3  ||  D4  || D5 || |  D0  ||  D1  ||  D2  ||  D3  ||  D4  || D5 ||
dev/crosscompiler/backend_arm/register_allocation.txt · Last modified: 2019/10/03 10:22 by ursgraf